Papers Published

1. Liu, C; Chakrabarty, K, Failing vector identification based on overlapping intervals of test vectors in a scan-BIST environment, Ieee Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 22 no. 5 (May, 2003), pp. 593-604, Institute of Electrical and Electronics Engineers (IEEE) [doi] .
   (last updated on 2022/12/30)

   Abstract:
   We present a new scan built-in self-test (BIST) approach for determining failing vectors for fault diagnosis. This approach is based on the application of overlapping intervals of test vectors to the circuit under test, and it is especially suitable for faults that are detected by a relatively small number of pseudo-random test patterns. Two multiple-input signature registers are used in an interleaved fashion to generate intermediate signatures, thereby obviating the need for multiple test sessions. The knowledge of failing and fault-free intervals is used to obtain a set 5 of candidate failing vectors that includes all the actual (true) failing vectors. We propose a signature-analysis method based on overlapping sections and the principle of superposition to effectively prune the candidate set. We present analytical results to determine an appropriate interval length and the degree of overlap, as well as upper and lower bounds on the size of 5. We also determine a lower bound on the number of true failing vectors through a simple graph model. Finally, we present experimental results for the ISCAS'89 benchmark circuits to demonstrate the effectiveness of the proposed scan-BIST diagnosis approach.