search .
Papers Published
- Wang, R; Deutsch, S; Agrawal, M; Chakrabarty, K, The hype, myths, and realities of testing 3D integrated circuits,
Ieee/Acm International Conference on Computer Aided Design, Digest of Technical Papers, Iccad, vol. 07-10-November-2016
(November, 2016), ACM Press [doi] .
(last updated on 2022/12/30)Abstract:
Three-dimensional (3D) integration using through-silicon vias (TSVs) promises higher integration levels in a single package, keeping pace with Moore's law. Despite the promise and benefits offered by 3D integration, testing remains a major obstacle that hinders its widespread adoption. This paper examines the hype, myths, and realities of 3D IC testing. We describe a number of testing and DfT challenges, and present some solutions being advocated for the challenges of "What to Test", "How to Test", and "When to Test". Techniques highlighted in this paper include: (i) testing of the silicon interposer; (ii) pre-bond TSV testing; (iii) cost modeling and test-flow selection; (iv) a reconfigurable built-in self-test infrastructure.