Publications [#340631] of Nikos Pitsianis

Journal articles or Book chapters PUBLISHED

1. Pechanek, GG; Stojancic, M; Barry, F; Pitsianis, N, A rotated array clustered extended hypercube processor: The RACE-H™ processor, in Unique Chips and Systems (January, 2007), pp. 107-124, ISBN 9781420051742
   (last updated on 2026/01/17)

   Abstract:
   Many products require efficient high-performance processing to meet the growing computational requirements of numerous media applications. Tailoring a processor’s architecture and system interfaces to minimize processing overhead and inefficiencies in data transfers is required to provide efficient processing for these media applications. In addition, efficiency and low power require the use of techniques that remove the dependency on the processor clock speed to obtain adequate performance. Applications such as high-definition (HD) multistandard video processing require almost continuous processing at the highest performance level. Because power use is highly dependent on frequency, very little power savings can be achieved in these high-compute applications by varying clock frequencies to minimize power use during less-demanding program segments. Use of a flexible parallel architecture is an important means to provide high performance without having a high dependence on the clock rate.